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This study characterizes the stress-induced subthreshold degradation effect in low-temperature
polycrystalline silicon thin-film transistors LTPS-TFTs formed using sequential lateral solidified
SLS crystallization on a glass substrate. The SLS process is adopted to improve carrier mobility
by increasing the grain size. The deterioration of the innate subgrain boundaries that are induced by
channel hot-electron stress causes these transistors to exhibit double-hump subthreshold
characteristics which become more prominent as the width of the channel increases. A physical
theory and a proposed transistor network model accurately explain and predict the width-dependent
subthreshold degradation characteristics of these stress LTPS-TFTs. © 2007 American Institute of
Physics. DOI: 10.1063/1.2734504
Low-temperature polysilicon thin-film transistors
LTPS-TFTs with high mobility and driving current are ap-
plied in active matrix liquid crystal displays LCDs and ac-
tive matrix organic light emitting diode applications. As well
as offering high resolution and high luminance, the LTPS-
TFT LCDs can achieve “system-on-panel,” meaning that
various functional circuits can be integrated on a single dis-
play panel.1,2 Improved TFT performance, including high
drive current, on/off current ratio, and good subthreshold
characteristics, is crucial to integrate further the peripheral
circuitry on a single glass substrate.
Various advanced crystallization techniques have been
developed to enlarge grains. These include metal-induced
lateral crystallization,3 selectively enlarging laser crystalli-
zation4 and sequential lateral solidification5 SLS, to in-
crease the driving current of the transistor. Even though these
crystallization schemes have been demonstrated to provide
larger grains, the reliability of the corresponding LTPS-TFTs,
which is related to features of the polysilicon grain bound-
aries, has not yet been studied thoroughly. High-field or
high-current stress may change the characteristics at the in-
nate grain boundaries of poly-Si, modifying the transistor
behavior during operation. Some works have reported that
the turn-on current declines significantly after a high-voltage
stress has been applied.6,7 Some studies have revealed in-
creased subthreshold leakage current as a result of edge
leakage.8,9
Transistors prepared by SLS laser crystallization exhibit
superior performance because of the large grains and the
predictable grain boundaries. This study addresses the moni-
toring of the degradation behavior of devices made by
the SLS process. Width-dependent subthreshold double-
hump characteristics are observed, and a transistor network
model is proposed and verified. Based on the proposed tran-
sistor network model, the width dependence and temperature
dependence of the TFTs’ characteristics can be accurately
predicted.
Poly-Si TFT devices are fabricated on a glass substrate
by the SLS low-temperature process with the following
steps. Initially, buffer SiO2 films and 50-nm-thick amorphous
silicon films were deposited by plasma-enhanced chemical
vapor deposition PECVD, and subsequently, the films were
dehydrogenated by performing a furnace annealing step.
Then, the amorphous Si films were crystallized by two-shot
SLS laser annealing.3 The scanning electron microscope
SEM image in Fig. 1 clearly reveals that the fabricated SLS
poly-Si film contains grains with a lateral size of about
3.5 m. After device islands were defined, a stacked gate
dielectric with a 15-nm-thick bottom oxide layer, a
25-nm-thick nitride layer, and 30-nm-thick top oxide was
formed by PECVD and capped using a molybdenum-
tungsten Mo-W gate electrode. Finally, contact hole forma-
tion and metallization were carried out to complete the pro-
cess. The TFT devices were fabricated with main grain
boundaries GBs within the channel region that were per-
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FIG. 1. SEM image of SLS poly-Si film contains grains with a lateral size of
about 3.5 m.
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pendicular to the direction of the channel current, so that the
subgrain boundaries were parallel to the flow of current. The
n-type TFT source/drain regions are not defined in a self-
aligned process. Hence, an overlap of approximately 1 m
exists between the metal gate and source/drain regions.
A dc hot-carrier stress condition of Vd=12 V and
Vg=12 V is chosen in devices with a fixed gate length,
L=10 m, to investigate the hot-carrier reliability of these
SLS LTPS-TFTs. The Id-Vg characteristics at low and high
drain voltages of Vd=0.1 V and Vd=5 V are monitored at
various points during hot-carrier stress on transistors with
various channel widths. Figure 2 summarizes the transfer
characteristics of devices with W=8, 16, and 32 m, before
and after 1000 s of hot-carrier stress at low and high drain
biases, respectively. These measurements exhibit a more pro-
nounced threshold voltage decrease and leakage level in-
crease for larger Vd due to the drain-induced barrier lowering
effect. The double-hump characteristics in the subthreshold
region indicate that secondary conduction paths emerge after
devices undergo significant stress. Additionally, these early
turn-on characteristics of these stressed devices depend fairly
strongly on the channel width. The early conduction behav-
ior became more evident as channel width increased, which
is contrary to edge-transistor-induced double-hump effect,
which is less significant in width channel devices.
A physical theory is proposed to explain the causes of
the early turn-on characteristics, and suggests that the sub-
grain boundaries that are parallel to the direction of the chan-
nel current are responsible for producing conduction paths
between the source and the drain after these transistors ex-
perience hot-carrier stress. This network of subgrain bound-
aries also explains the strong dependence of width on the
degraded subthreshold characteristics. Interface trapping at
subgrain boundaries following stress reduces the local
threshold voltage. Therefore, the degradation on the subgrain
boundaries can support early turn-on leakage characteristics
when the main transistor is off. If the degraded subgrain
boundaries connect to form a continuous path, then the sec-
ondary conduction path is formed. A wider channel corre-
sponds to a greater probability of forming a leakage path,
making the double hump more prominent.
A transistor network model, as presented in Fig. 3, is
established to simulate the double-hump behavior and verify
the proposed theory. The complete TFT can be regarded as a
weighted sum of two TFTs in parallel. The composition of
the network of transistors is based on the actual grain bound-
aries in the channel region. Each subgrain boundary is
treated as a localized transistor Mi with a higher threshold
voltage than the main transistor. The average number of
these localized transistors Mi, transistors in the direction of
the channel width, nW, is defined as W /WG, where W is the
channel width of TFT and WG is the mean grain width. Simi-
larly, the average number of transistors in channel length
direction, nL, is given by L /LG, where L denotes the channel
length of TFT and LG is the mean grain size. As estimated
from the SEM image in Fig. 1, the size of each subgrain
parallel to the flow of current is around 0.3 m wide by
3.5 m long. Consequently, about three subgrain boundaries
are present per micrometer, indicating that the number of
parallel transistors nW along the channel width direction is
3W in the subgrain boundary transistor network. The net-
work consists of three parallel transistors of 10 m in length
in the direction of the channel. Simulations were performed
using a currently available poly-Si TFT model,10 with a sub-
circuit model shown in Fig. 3. The probability that a particu-
lar subgrain boundary is degraded is fixed. Table I presents
related parameter values that are used in the following simu-
lations. The threshold voltage Vti of a transistor, deter-
mined by each subgrain boundary, is found to shift exponen-
tially with stress time, which is attributable to the effect of
positive feedback on the conduction path in a channel.
Figure 4 compares experimental data with the simulated
characteristics of transistors, under various drain bias condi-
tions, channel widths, and temperatures, respectively. The
proposed model accurately predicts the effect of the double
FIG. 2. Color online Measured drain current characteristics of n-channel
poly-Si TFTs for a fixed gate length L=10 m and W=8, 16, and 32 m,
before and after 1000 s hot-carrier stress at a and b Vd=0.1 V and c
and d Vd=5 V, respectively.
FIG. 3. Schematic diagram of the proposed simulated circuit which consists
of an intrinsic transistor M1 in parallel with a transistor network.
TABLE I. Model parameters used for drain current simulation.
Parameters Values Definition
Wi 0.3 m Channel width of Mi
Li 3.5 m Channel length of Mi
nW 3W
Average number of transistors GBs
along channel width direction
nL L /3.5
Average number of transistors GBs
along channel length direction
Vt − expN Vt=Vti,stress−Vti,initial
Vti,stress: Nth degraded threshold voltage of Mi
Vti,initial: threshold voltage of Mi
N: times of threshold voltage degradation
, : fitting parameters
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hump on the subthreshold current characteristics and the
width-dependent behavior, as displayed in Figs. 4a and
4b. Furthermore, a reasonable fit to the experimental trans-
fer characteristic data is obtained at various temperatures, as
plotted in Figs. 4c and 4d at Vd=0.1 V and Vd=5 V, re-
spectively. The accurate transistor network model, proposed
here in this investigation, can be utilized as a device and
circuit reliability design reference to realize advanced pe-
ripheral circuitry in a system on panel applications.
This work investigates channel-width-dependent sub-
threshold current degradation after hot-carrier stress, as a re-
sult of the presence of innate subgrain boundaries in the se-
quential lateral solidified poly-Si film. The proposed physical
model attributes this behavior to the conduction path that is
formed by the degradation of subgrain boundaries after stress
operation. The proposed transistor network model predicts
double-hump characteristics and more prominent degrada-
tion on wider transistors. The simulation of the degraded
transfer characteristics is demonstrated to be fairly accurate.
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FIG. 4. Color online Comparisons between experimental symbols and
simulated solid curve transfer characteristics of n-channel poly-Si TFTs
under various channel widths and temperatures for drain bias a and c
Vd=0.1 V and b and d Vd=5 V, respectively.
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